Gate Length-Dependent Thermal Impedance Characterization of PD-SOI MOSFETs

نویسندگان

چکیده

Thermal impedance is required to describe static and fast dynamic thermal behavior in silicon-on-insulator (SOI) devices. This study presents an empirical physical model, which accounts for gate length, calculating the of multi-finger partially depleted (PD) SOI MOSFETs at room temperature. For first time, parameters model are obtained from measurements ac conductance characteristic frequency determination. The shows decreasing resistance linearly augmented capacitance with increasing length 0.18 2.50 $\mu \text{m}$ . Thus, time constants ~760 ns, extracted a variety lengths, correctly predicted.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

The Effect of Gate Length on SOI-MOSFETs Operation

The effect of gate length on the operation of silicon-on-insulator (SOI) MOSFET structure with a layer of buried silicon oxide added to isolate the device body has been simulated. Three transistors with gate lengths of 100, 200 and 500 nm are simulated. Simulations show that with a fixed channel length, when the gate length is increased, the output drain current characteristics slope is increas...

متن کامل

Comparison of Single-Gate SOI & Multi-Gate SOI MOSFETs

This article presents the comparison of SingleGate SOI and Multi-Gate SOI MOSFETs. In the first part we have presented two main fundamental problems of the “ultimate” (sub-10-nm) MOSFET scaling of Single-Gate geometry: the exponential growth of power consumption and sensitivity to fabrication uncertainties. These factors have played the decisive role in for eventual transfer of the CMOS industr...

متن کامل

Ultimately Thin Double-Gate SOI MOSFETs

The operation of 1–3 nm thick SOI MOSFETs, in double-gate (DG) mode and single-gate (SG) mode (for either front or back channel), is systematically analyzed. Strong interface coupling and threshold voltage variation, large influence of substrate depletion underneath the buried oxide, absence of drain current transients, degradation in electron mobility are typical effects in these ultra-thin MO...

متن کامل

Compact Model for Multiple-Gate SOI MOSFETs

In this work we present compact modelling schemes, for the undoped nanoscale multiple-gate MOSFET, suitable for design and projection of these devices. The proposed models have a physical basis and assume well-tempered multiple-gate MOSFETs; i.e., transistors with small shortchannel effects. We have considered different transport models (drift-diffusion and quasi-ballistic models); each one is ...

متن کامل

Drain Current Models for Single-Gate Mosfets & Undoped Symmetric & Asymmetric Double-Gate SOI Mosfets And Quantum Mechanical Effects: A Review

In this paper modeling framework for single gate conventional planar MOSFET and double gate (DG) MOSFETS are reviewed. MOS Modeling can be done by either analytical modeling or compact modeling. Single gate MOSFET technology has been the choice of mainstream digital circuits for VLSI as well as for other high frequency application in the low GHZ range. The major single gate MOS modeling methods...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Electron Devices

سال: 2022

ISSN: ['0018-9383', '1557-9646']

DOI: https://doi.org/10.1109/ted.2021.3132854